ABSTRACT Two integrated, highly efficient RF-to-dc rectifier circuits are presented. The rectifier circuits are based on improved Dickson charge pump models and are fabricated using 65-nm CMOS GlobalFoundries process. The designs utilize diode-connected metal-oxide-semiconductor field-effect transistors instead of the conventional Schottky diodes to provide a fully integrated circuits. A detailed analytical model that supports the improved circuit model is given. The measurement results of both rectifier circuits show good agreement with the simulation results. The fabricated rectifiers' start to operate at −17.5-dBm input power. The tested frequency of operation of the rectifier circuits is 953 MHz (GSM900 band), however, other frequency bands such as 2.4 GHz (Bluetooth/WLAN) could be covered with proper impedance matching. The measured peak power conversion efficiency (PCE) of the implemented rectifiers are 84.37% and 56.16% at input power levels of −12.5 and −15 dBm, respectively. To the best of our knowledge, this is the highest achieved PCE for the class of rectifiers at such low input power level in the literature. High sensitivity and excellent PCE of the presented rectifiers are ideal for utilization in wireless sensor network, Internet of Things, energy harvesting, and biomedical applications.
I. INTRODUCTION
The bottleneck in wireless sensor network (WSN) implementation is the limited lifetime and frequent replacement of batteries used to supply the required electrical power for different nodes. Hence, ambient energy harvesting is a key technique to solve this problem by remotely providing the required power to electronic circuitry [1] . Potential sources of ambient energy include solar, wind, light, thermal (from human body), vibration (such as piezoelectric), and electromagnetics (EM) waves. The rapid growth of using wireless devices in several applications such as mobile phones, TV or radio broadcasting, and other communication standards results in abundant radio frequency (RF) signals in space. Hence, the available ambient RF energy harvesting is a suitable choice of providing the required power for low power devices [2] . Fig. 1 depicts the block diagram of RF energy harvesting system. A typical RF energy harvesting system consists of an antenna to receive the ambient waves, impedance matching network, RF-to-DC converter stage (rectifier and voltage multiplier circuits), and power management units or supercapacitors to store the rectified power [3] . In such systems, the ambient RF waves are converted into electrical current by the antenna. Due to the impedance mismatch of antenna and rectifier and to appropriately transfer the power to the rectifier, proper impedance matching network is required at the interface of both stages. The incoming RF power is then converted into dc power sufficient to supply electronic circuitry.
A primary step in the design of RF energy harvesting systems is selecting an appropriate frequency band. This selection is dependent on the power density of available ambient signals for the intended application. The choice of frequency band will influence the size of the antenna as well as the impedance matching network. Consequently, the rectifier circuit should be optimized for the desired frequency band in which the harvester system is intended to operate. RF spectral surveys for urban and semi-urban environments in [4] and [5] indicate that GSM900 (880-915 MHz, 925-960 MHz), GSM1800 (1.71-1.785 GHz, 1.805-1.88 GHz), and Bluetooth/Wi-Fi (2.4-2.5 GHz) bands are useful for RF energy harvesting applications due to their higher measured power densities.
Performance of RF energy harvesting systems is based on the sensitivity and the overall efficiency. The rectifier circuit is one of the main blocks in determining the overall performance of an RF harvester system. Recently, there has been an increased demand for highly-sensitive and highly-efficient rectifier circuits. Rectifier's sensitivity is defined as the minimum input power level at which the rectifier is able to operate. The efficiency of a rectifier circuit indicates how well the rectifier is capable of converting the received RF power into dc power along with self-loss of power in the rectifier. Various rectifier circuits are reported in literature which require high input powers of greater than 0 dBm [6] , [7] . Although good efficiencies are in both rectifiers, the input power requirement of these circuits is very high and difficult to sustain in uncontrolled external sources. Hence, research in rectifier circuits has been focused at designing high-efficient rectifiers operating at low input powers, for increased sensitivity.
The majority of rectifier circuits in literature are based on Dickson charge pump model [8] . The threshold voltage of the devices in this configuration is one of the main factors in determining its efficiency as well as the sensitivity level. To achieve a higher RF-to-DC conversion efficiency, Schottky diodes are used. This is due to their low turn-on voltage, low forward voltage, high saturation current, low junction capacitance, fast switching speed, and low series resistance [9] - [11] . A conventional single branch rectifier along with another load-modulated rectifier is presented in [9] . The maximum efficiency of 40% for an input power level of −10dBm was reported for the conventional rectifier at 900 MHz, the reported maximum efficiency for the loadmodulated circuit was 33% under similar conditions. An off-the-shelf Schottky double-diode was used in [10] as the main rectification element. It has been shown that by proper impedance matching and minimum power reflection, the sensitivity level of the rectifier can be enhanced. A maximum efficiency of 44.2% at input power level of −10dBm was achieved, while the efficiency of the rectifier at −20dBm of input power was only 28.4% at 868 MHz. In order to increase the output voltage of the rectifier, [11] utilized a 5-stage charge pump circuit. The rectifier was fabricated using titanium (Ti/Al/Ta/Al)-silicon Schottky diodes in in 0.35 µm CMOS process and achieved 1.5 Volts of output voltage. The maximum efficiency of the rectifier was measured to be 36.2% at an input power of −14.8dBm at 900 MHz. However, Schottky diodes implementation in normal CMOS process is difficult due to the extra process requirement at the expense of increased fabrication cost [12] . The need for designing such rectifier systems by utilizing transistors as the switching element is critical to have a fully integrated solution. Hence, diode-connected MOSFET is a suitable choice for replacing the diode in charge pump configuration [13] .
Several on-chip rectifier circuits built using CMOS process have been reported in literature [14] - [17] . They utilize diode-connected MOS in charge pump configuration. An 8-stage Dickson charge pump was implemented in [14] using TSMC 0.18 µm process. The maximum efficiency of the circuit was 43.26% for an input power of −21.2dBm at 925 MHz. The 36-stage rectifier in [15] , implemented using 0.25 µm CMOS process, achieved a maximum power conversion efficiency (PCE) of 30% for −8dBm of input power at 906 MHz. The first approach for enhancing the sensitivity of rectifier circuits in CMOS process is reducing the threshold requirement of the transistors, using zerothreshold transistors [16] , [17] . However, these transistors require a very low turn-on voltage and suffer from high reverse leakage current by turning-on both transistors in each charge pump stage. This results in reduction of the overall efficiency of the rectifier. Maximum PCE of 26.5% and 10% at 900 MHz for input powers of −11.12dBm and −20dBm was reported for [16] and [17] , respectively. Threshold compensation is considered as another approach for enhancing the efficiency of charge pump circuits. The threshold compensation in [18] and [19] was proposed by applying a dc voltage at the gate of transistors to provide the required threshold voltage at the gate-source of the transistor. Hence, the transistor is turned-on by biasing its gate with an external dc source. The need for an external dc supply which tracks the threshold voltage of the transistor (which vary at different stages of the rectifier) to reduce the leakage current is a drawback of this method. Accordingly, this threshold compensation is suitable for active or semi-passive systems and could not be utilized in passive systems. The self-threshold cancellation scheme was used in [20] by applying a bias offset among gate-drain of the transistors. This technique requires deep n-well transistors, as the bulk of NMOS are not grounded, and results in increasing the fabrication cost. Increasing the reverse leakage current is another disadvantage of this method. As another approach for threshold cancellation, the designs in [21] and [22] utilize cross-coupled differential configurations to simultaneously reduce the on-resistance and the leakage currents of the diode-connected transistors. The maximum reported PCE was 67.5% for −12.5 dBm of RF input power at 953 MHz [21] .
This work presents the design, optimization, and measurements of two sensitive and highly-efficient rectifiers fabricated in 65 nm CMOS process. The achieved PCE in the implemented rectifiers is the highest reported PCE for multistage Dickson charge pump configuration. The frequency of operation of both rectifiers is 953 MHz with reported sensitivity level of −17.5dBm. The circuit design and topology of the rectifiers is described in Section II. The fabrication of the rectifiers is discussed in Section III. Section IV presents the measurement results and provides a comparison with the circuit simulation in Cadence Virtuoso software. Finally, the paper is concluded in Section V.
II. CIRCUIT DESIGN, SIMULATION, AND MODELING

A. CIRCUIT DESIGN
The rectifier topologies in this work are based on Dickson charge pump model [8] , shown in Fig. 2 . A single-stage Dickson charge pump rectifier consists of two diode-connected NMOS transistors, M1 and M2, one coupling capacitor (Cc), and one multiplying capacitor (Co). The RF signal is applied to RF in terminal. The DC in terminal is connected to an external DC supply (as transistor dc bias for threshold compensation) or grounded as per requirement. The RF-to-DC conversion occurs as follows [23] : During the first negative half cycle (as V RF <V TH ), M1 turns-on and Cc charges until the voltage across its terminals is equal to the amplitude of the RF input signal. M2 is reversed biased during this negative half cycle and is turned-off. As the RF input reaches its positive half cycle (where V RF >V TH ), M2 turns on allowing Co to charge through the input RF signal and through the Cc. The charged Cc gets discharged into Co. At this point, the potential of V A is
where V RF is the amplitude of input signal and the output voltage is
From (1) and (2), it is obvious that the threshold voltage of the used transistors (V TH ) plays an important role in the value of the output voltage. Hence, the lower the threshold voltage of transistors is, the higher is the magnitude of the output voltage. However, the leakage current is expected to increase in a transistor with a lower threshold voltage. The forward voltage drop of a diode-connected transistor depends on the technology, process variations, operating temperature, and the source-bulk voltage [5] . In order to achieve a higher output dc voltage, multiple stages are cascaded. As more stages get cascaded into this basic unit, each multiplying capacitor provides a bias voltage for the corresponding M1 of the following stage during the negative half cycle. This turns the transistor on and provides a charging path to the corresponding Cc. This process continues through all the stages until the RF input is rectified with minimum ripple into a desired steady-state output dc voltage. In a multi-stage configuration, the output voltage is multiplied by a factor of N for N/2-stage (where N is the number of diode-connected transistors), if identical transistors are used. The output voltage (V oN ) of N-stage rectifier is given by [16] :
where V P is the effective peak input RF voltage, µ n is the electron mobility, C ox is the oxide capacitance, W L is the ratio of the width and length of the transistors, and I oeff is the effective load current. Although the leakage current was considered for driving equation (3), the transistors' body effect was ignored. From (3), it is clear that the load voltage is proportional to the number of stages in a rectifier circuit and the peak value of the input RF signal. Hence, the increase in the number of stages leads to a higher output dc voltage. However, the effect of the output load current and the dimensions of the transistors could not be neglected as well.
The rectifier's efficiency is defined as the ratio of the dc power delivered to the load (P out ) and the RF input power (P in ). Equation (4) represents the overall efficiency of a rectifier circuit [21] .
Hence, the efficiency is reduced by the increase in the selfpower loss of the switching element of the rectifier (P SE ). In conventional design strategies, it is assumed that maximum output voltage is attained with fewer number of stages, i.e. less power dissipation in the rectifier's devices results in more efficient rectifiers. However, different factors such as sizing of the transistors, forward voltage drop and on-resistance, junction capacitance, substrate parasitic capacitances, substrate leakage, and reverse leakage current should be considered as well [16] , [18] . The optimization of high-efficiency charge pump circuits includes adjusting the number of stages, in addition to the sizing of diode-connected transistors and capacitors of each stage at the required load current. Other considerations in the design of the rectifiers such as reducing the metal line capacitances and the overall parasitic capacitances during layout are necessary as well.
It turns out that the proper sizing of transistors (W/L) is important in the design of high-efficient rectifiers. The leakage current and the parasitic loss are increased if large transistors are used. Large devices are needed to reduce the transistor's on-resistance, in order to get higher output voltage. In contrast, small transistors with lower parasitic capacitances are not capable of providing enough output current which reduces the output power and hence, results in a lower PCE [16] . Additionally, transistors with smaller widths have higher channel resistances as well [15] . Therefore, optimal device sizing is effective in achieving the maximum PCE for a given load current. On the other hand, the size of the capacitors depends on the rectifier's frequency of operation.
B. CIRCUIT SIMULATION
In this work, Cadence Virtuoso software with GlobalFoundries 65nm PDK and low threshold transistor model ''lvtnfet'' (bsim4) were used to design and optimize the rectifier circuits. In order to find the optimum device sizes, a single stage Dickson charge pump circuit was examined. Although a small node technology was selected to design the rectifiers, the first parameter which was examined was the transistors length. Fig. 4 presents the output voltage variation of the rectifier with increase in the channel length. As seen, the output voltage slightly changes when the transistors length are varied from 65nm up to 500nm. However, the rectifier's output voltage degrades with further increase in the channel length above 500nm. The second parameter to be examined was the transistors width. Fig. 5 shows the change in the output voltage of the rectifier when the transistors width were swept from 1µm up to 500µm. As it is clear, the output voltage of the rectifier degraded with the increase in the width of the transistors above 1µm. From these two figures, the initial sizes of the transistors were chosen. Fig. 6 presents the rectifier circuit designs implemented in this work. Both of the rectifiers are constructed, in principal, based on Dickson charge pump model consisting of diodeconnected transistors as the switching elements, coupling capacitors (Cc) to store the charge, load capacitors (CL) to reduce the output ripple, and resistive loads (RL). The first rectifier consists of three-stage voltage multiplier with a modified output capacitor loop while the second rectifier consists of two-stage voltage multiplier with a differential load configuration. The output capacitor helps in increasing the output dc level enabling reasonable values of resistive loads to control the rectifier's efficiency. This is discussed in more detail in the consequent modeling section of the paper. On the other hand, the differential load helps the rectifier to operate under low input powers to improve the sensitivity. All components were integrated on-chip except for the load. Both rectifiers were designed using 65 nm CMOS process and optimized to operate at GSM900 band (953 MHz). The size of transistors and capacitors were optimised to achieve the highest possible PCE for both circuits. The output voltage of the rectifier decreases with driving a lower load value, which results in sourcing a higher current to the load. For both rectifiers, the size of the capacitors and transistors of each stage were kept equal in order to have the same charging and discharging periods. However, the size of the transistors was increased at subsequent stages of the first rectifier to further increase the output current. From Fig. 5 , it was concluded that the optimal width of the transistors for the used technology is 1µm, as further increase in the transistors' width resulted in output voltage degradation. Hence, transistors with 1µm widths were utilized in the design of both rectifiers. Furthermore, in the simulation of the first rectifier it was observed that the output voltage enhances if the width of the transistors in subsequent stages are increased by 1µm per stage. This is due to the fact that the initial sizing was for a single stage rectifier and increasing the transistors sizes for the following stages is a compensation for the added stages. Hence, transistors with different number of fingers of two, three, and four were used for the first, second, and third stages, respectively. The length of all transistors is 180nm. For the second rectifier, the width and length of all transistors are 1µm and 65nm, respectively.
On the other hand, the efficiency of the rectifier varies for different load values for the same input power and the maximum efficiency occurs at an optimum load. Hence, providing higher voltages or currents by the rectifier does not implicate a high efficiency and the optimum load value was investigated for the highest PCE. The output power versus different load values for both rectifiers is shown in Fig. 7 . As it is clear, load values of 21.5 k and 9 k result in the highest possible PCEs for the first and the second rectifiers, respectively.
In order to find the optimum number of stages for the rectifiers, the PCEs of both circuits were calculated based on the simulation results. Fig. 8 depicts the calculated PCEs of both rectifiers versus different number of stages (N) for the labeled input power levels. As it is seen, the single stage versions of both rectifiers exhibit the same PCE. However, the maximum PCE for the first rectifier occurs at three stages while it occurs at the second stage for the second rectifier. Further increase in the number of stages results in degradation of PCE in both circuits. While this variation in the PCE is sharper for the second rectifier, the first rectifier shows a steadier behavior with the increase in the number of stages.
In comparison, the maximum PCE of the first rectifier occurs at a higher output voltage with a higher load value whereas it occurs at a much lower output voltage and a lower load value at a lower input power level for the second rectifier. Moreover, the second rectifier shows a better response in terms of operational bandwidth without considering any broadband impedance matching circuit at its input.
Furthermore, a simulation-based analysis of the harmonics for both rectifiers was performed to verify the nonlinearity characteristics of both circuits. Fig. 9 represents the harmonics response of the rectifiers at 953 MHz and their highest PCE points. The highest PCE points of the rectifiers occur at −7.14dBm and −17.40dBm of input powers for the specified load values of 21.5 k and 9 k for the first and the second rectifiers, respectively. As seen from the graphs, the majority of the input power is converted to DC with relatively lower values at the harmonics. This could be used as a proof for a proper rectification.
C. CIRCUIT MODELING
A mathematical model was derived for the proposed architecture in this work. This was started by dividing each rectifier stage into two cells and then model each individual cell for both small RF signal and RF signals that are above the threshold voltage. The modeling is ended with the synthesized performance of the proposed architecture in this work.
1) SUBTHRESHOLD SINGLE CELL MODEL
The subthreshold current of the MOSFET is given by [24] :
where
and φ t is the thermal voltage. From now on, the effect of v BS is neglected and an equality sign is used for the approximated quantities. Hence, by setting v GS = v DS = v for the diode-connected transistor, the current is:
1 By using (6) and setting v RF = a sin (ωt) for the single cell architecture:
Note that c is the capacitance of the capacitor presented in the modeled cell. Using the change of variable (V =V DC −v) and expanding the solution to (7) as a power series in as
Note that V is the overdrive voltage V 0 is the solution for the unperturbed problem, and V 1 is a resistance quantity. For the cases where ωc, a good approximation with the first order perturbation could be achieved. Hence, equations (10) and (11) are obtained by solving (8) order by order in . For order 0 , using Taylor series expansion for the exponential terms:
Solving (9) by integrating the two sides leads to
Note that this shows the output without the presence of the nonlinear device.
For the first order term 1 :
Integrating the two sides and rearrange the terms leads to Hence,
Now, evaluating v after one full cycle:
Where I 0 (.) is the modified Bessel function of the first kind with order zero. The result in (11) shows the change caused by the RF input on the increase in voltage in any of the capacitors C Ci . As can be seen from this equation, the change in the amplitude of the RF input results in a very small change in the output for small RF signal, which can be easily seen in both simulation and implementation results in the following sections. Note that this model can be recursively used to estimate the output after multiple cycles which can be done by updating the initial condition v 0 , and for cascaded cells by modifying V DC with the output of the previous stage.
2) STRONG INVERSION SINGLE CELL MODEL
The single cell is modeled over the charging period in the case of strong inversion, assuming a negligible effect on the VOLUME 6, 2018 discharging cycle compared to the charging cycle. Hence:
Note that K is a parameter that can be estimated from the range of operation of the transistor in addition to the manufacturing process. Next, by solving this linear ODE and evaluating the result at the instant t = π 2ω , equation (12) is obtained. This equation shows the relation between the frequency of the RF input, the capacitance, and the modeling parameter K which is chosen to model the operation of the MOSFET.
3) LAST STAGE AND SYNTHESIZED PERFORMANCE
Finally, the last stage of the rectifier was modeled and the advantages of using the descending capacitance structure in addition to including the output loop capacitor C 3 are highlighted. First, the output stage without the capacitor C 3 was modeled. The propagation of the dc voltage is important as it is the reason behind the increase in the output voltage, whereas the impact of the RF input on a single cell was previously modeled. Hence, the output voltage will be given in the frequency domain by
Note that the final stage can be considered as LTI system when a bias voltage is presented from the previous stages. Hence the output in the time domain will be:
and v 0 is the initial charge of C c3 . Note that from (14) it is clear that to have a proper output behavior, larger C c3 and a smaller C L is desirable. However, since this behavior will be carried through the stages, the capacitance of the capacitor should be decreased as we move from a stage to the next one. Note also that the capacitor C 3 acts as if it decreases the capacitance of C L when the circuit operates in the positive cycle; however, when the circuit operates in the negative cycle (the cycle in which C c3 charges and C L discharges), it will be disconnected as the MOSFET acts almost like an open circuit. This is a way to decrease the capacitance of C L without affecting the previous circuits parts (capacitors C L and C c3 in the negative cycle). Note that when this capacitor charges as well, it will reduce the leakage current in the charging cycle of C c3 i.e. the negative cycle. In addition, there are other factors that affect the threshold voltage and internal capacitance of the MOSFET when the capacitor C 3 is charged. For the second circuit, the output voltage could be calculated by using equation (11) for the two cells of the upper and lower half and then subtracting the two results to take the differential output. Note also that the load resistor and load capacitor should be split in order to apply the equations. The output voltages of both rectifiers were calculated by using the presented equations and the transistor model parameters of the used process. The analytically obtained output voltages of both rectifiers along with the simulated ones versus different input power levels are depicted in Fig. 10 . As is seen, the calculated and simulated output voltages of both rectifiers follow the same trend, validating the modeling procedure and the utilized equations. In order to demonstrate the superiority of the proposed rectifier in this work with output loop capacitor C 3 compared to the conventional Dickson configuration, the output voltages of both rectifiers are plotted in Fig. 11 . As it is obvious, the modified rectifier presents a higher output voltage at the same load value for the same input power levels which results in achieving a higher PCE.
III. CHIP FABRICATION
The rectifiers were fabricated on GlobalFoundries (GF) 65 nm 7-Metal CMOS process. Each rectifier circuit was surrounded by a ground guard ring for isolation. The micrograph of the fabricated chip is shown in Fig. 12 . The rectifiers' chip was mounted on Isola substrate (with dielectric constant of 3, loss tangent of 0.0017, and 1.5 mm thickness) using flipchip technology (Fig. 13) . The flip-chip process eliminates the need for lossy bond wires. The low loss tangent of the substrate reduce the power loss in the substrate and was an important factor for this selection. The input RF ports of the rectifiers were connected through microstrip lines to SMA connectors at the edges of the board. The width of these microstrip lines was calculated for 50 impedance at 953 MHz. Initially, on-board matching was considered for testing purposes of the rectifier. Hence, spaces were designed at the input ports of the rectifiers to be placed by matching circuits with lumped components. However, some of these spaces were shorted by zero-ohm components and off-board stub matching was applied during measurements due to unavailability of high-Q surface mount components at frequency of operation.
IV. MEASUREMENTS AND DISCUSSION
The first step was to design a proper matching network to match the input impedance of the rectifiers to 50 , matched VOLUME 6, 2018 sources were used in the simulation of both rectifiers. The input impedances of the rectifiers loaded with the required loading resistors were measured using a vector network analyzer (VNA). Input impedances of (0.724 − j22.61) and (26.46 − j15.66)
were measured at 953 MHz for the first and the second rectifiers respectively. As expected, both rectifiers exhibit a capacitive input impedance and require inductive matching networks for maximum power transfer. Hence, two stub π-matching circuits (with given dimensions in Fig. 14) were designed for the measured input impedances on FR4 substrate (with a dielectric constant (ε r ) of 4.55, a loss tangent (tan δ) of 0.0175, and 1.6 mm thickness). The simulated and measured return losses of the matching networks connected to the rectifiers are compared in Fig. 15 . The measured return losses are slightly shifted from the simulated responses due to the fabrication tolerances, yet they are below −10-dB at 953 MHz indicating an acceptable input power reflection.
With the designed matching networks, the rectifiers were ready to be tested under different scenarios. Fig. 16 depicts the rectifiers test setup. The oscilloscope probes were connected to the output port of the rectifier through an external voltage buffer to reduce possible loading effects. The rectifier circuit was excited with a signal generator of 50 impedance through an SMA connector. Stub-impedance matching was used at the interface of the signal generator and the rectifier input to reduce power reflection as much as possible. The laboratory measurement setup of the rectifiers is shown Fig. 17 .
The output voltage of each rectifier was monitored for different input power levels. Fig. 18 provides a comparison between the measured and the simulated output voltages of both rectifiers versus the input power. For the highest achievable PCE, the values of the load resistors were 21.5 k and 9.1 k for the first and the second rectifier, respectively. From these plots, it is evident that the measured output voltages of both rectifiers follow the same trend as the simulated ones. The outputs of both rectifiers increase with the increase of the input power. The simulation result show that the first rectifier starts to operate at −25dBm of input power, this value is increased to −17.5dBm for the fabricated rectifier. Accordingly, the sensitivity of the first fabricated rectifier is degraded compared to the expected value from simulation. Increase in the threshold value of the fabricated transistors and capacitance parasitics are among possible reasons for this degradation. On the other hand, the second rectifier shows similar sensitivity as simulated, due to low output voltage and smaller number of devices. The output voltage of the first rectifier exceeds 1 Volt for input power of greater than −15dBm.
With the obtained output voltages for the specified load values and the applied RF input powers, equation (4) was used to calculate the efficiency of both rectifiers. The PCE of the implemented rectifiers along with the predicted PCE from simulation results are shown in Fig. 19 . The maximum expected PCEs of the first and the second rectifiers were 89.6% and 93.9%, respectively for −7.14dBm and −17.40dBm of input powers. The simulated output voltages of the rectifiers at these input powers were 1.93 V and 0.393 V. However, maximum PCEs of 84.37% and 56.16% for input powers of -12.5dBm and -15dBm were achieved for the first and the second fabricated rectifier, respectively. The measured output voltages of the rectifiers at these input powers were 1 V and 0.402 V. The maximum measured PCE of the second rectifier is degraded in practice. It required higher input power to generate the same value of the output voltage due to increased reverse leakage current and parasitics. Good agreement is seen in Fig. 19 (a) for the first rectifier. However, the PCE is lower than the expected PCE at low input powers. The PCE of the first rectifier is greater than 20% for input powers of higher than −17dBm, while the input power of the second rectifier is between −27.3dBm and −10dBm to achieve a PCE of greater than 20%. The achieved PCE of the presented rectifiers, fabricated using 65 nm CMOS process, is promising in utilizing them as the main rectification element in ambient RF energy harvesting systems. Table 1 presents a comparison between the achieved results of the proposed rectifiers in this work and rectifiers in literature. It is noticeable that the reported PCE in this work is the highest achieved PCE among implemented rectifiers of various architectures. This includes using Schottky diodes and diode-connected transistors in conventional CMOS process with different configurations, including threshold compensation techniques. The input power requirement of both rectifiers as well their sensitivity levels are better compared to similar passive rectifiers at the point of highest PCE.
V. CONCLUSION
Two fully integrated, sensitive and best-in-class highly efficient rectifier circuits are presented. The rectifier circuits are designed based on two improved Dickson charge pump circuits and fabricated using 65 nm CMOS GF RF process. A detailed analytical model that supports the improved circuit model is given. The fabricated rectifier chip was mounted on Isola substrate using flip-chip technology in order to avoid performance degradation. Both rectifier circuits were optimized to operate at GSM900 band due to its higher power density suitable for ambient RF energy harvesting application. The measured performance of both rectifiers were in good agreements with the simulation results. Measured maximum power conversion efficiency of 84.37% and 56.16% was achieved for the first and the second rectifier, respectively at input power levels of -12.5dBm and -15dBm. The peak reported PCE in this work, to the best knowledge of authors, is the highest reported among the implemented rectifiers in literature. Along with the good reported sensitivity, these two rectifiers are so far best-in-class in reported designs. 
